Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for forming programmable transistor array comprising basic transistor units

Methods for forming programmable transistor array comprising basic transistor units

US Patent 8314635 · Granted Nov 20, 2012

Estimated economic value: $8,340,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional semiconductor architecture2017
Three-dimensional semiconductor architecture2017
Three-dimensional semiconductor architecture2015
Three-dimensional semiconductor architecture2015
Three-dimensional system-in-package architecture2015
Three-dimensional system-in-package architecture2015
Area trim service business method2015
Three-dimensional semiconductor architecture2014
Three-dimensional semiconductor architecture2014
Three-dimensional integrated circuit structure having improved power and thermal2014
Three-dimensional integrated circuit structure having improved power and thermal2014
Circuits and methods for programmable transistor array2013