Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Layout of memory cells and input/output circuitry in a semiconductor memory device

US Patent 8310895 · Granted Nov 13, 2012

Assignee

Inventors

View full patent text on Google Patents →