Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed full duplex test interface

High speed full duplex test interface

US Patent 8305099 · Granted Nov 6, 2012

Estimated economic value: $35,566,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

LED short circuit protection2015
Interface for communication between voltage domains2014
Electronic circuit with a regulated power supply circuit2014
System and method for single terminal boundary scan2013
Bus driver circuit2012
Circuit arrangement for controlling a high side CMOS transistor in a high voltag2011