Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of fabricating MOS transistors having recesses with elevated source/drain regions

Methods of fabricating MOS transistors having recesses with elevated source/drain regions

US Patent 8304318 · Granted Nov 6, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic device including heterogeneous singlecrystal transition metal oxide l2025
Semiconductor memory device, method for fabricating the same and electronic syst2025
Method of predicting vehicle clutch life based on real-time judder diagnosis and2025
Void-free contact trench fill in gate-all-around FET architecture2025
Vehicle judder diagnostic method using artificial intelligence and mobile-based 2025
Semiconductor memory device including capacitor with a dielectric film on an upp2025
Method for forming a three-dimensional semiconductor memory device with an impro2025
System and methods for dram contact formation2025
Withdrawal system for withdrawing article from packaging box2025
Storage device for copper foil roll2024
State diagnosis apparatus and method of moving system part2024
Withdrawal system for withdrawing items from packaging box2024