Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual damascene process

Dual damascene process

US Patent 8298935 · Granted Oct 30, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of manufacturing semiconductor devices and semiconductor devices2025
Self-aligned cut-metal layer method2025
Critical dimension uniformity (CDU) control method and semiconductor substrate p2025
Automated system and method for circuit design2025
Semiconductor device and method for fabricating the same2025
Semiconductor device and method for fabricating the same2025
Magnetoresistive random access memory and method of manufacturing the same2024
Automated system and method for circuit design2024
Magnetoresistive random access memory and method of manufacturing the same2023
Semiconductor device and method for fabricating the same2023
Semiconductor device and method for fabricating the same2023
Semiconductor device and method for fabricating the same2023