Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique to reduce clock recovery amplitude modulation in high-speed serial transceiver

Technique to reduce clock recovery amplitude modulation in high-speed serial transceiver

US Patent 8289061 · Granted Oct 16, 2012

Estimated economic value: $3,298,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display device2025
Optimized CYP4V2 gene and application thereof2025
Defrag levels to reduce data loss2025
Delay device and delay control method2025
Delay device and control method of transmission delay2025
Burst read data storage2024
Successive-approximation register analog-to-digital converter circuit and operat2024
Switch current source circuit and method for quickly establishing switch current2023
Glitch removal circuit2023
Successive-approximation register analog-to-digital converter circuit and operat2023
Near zero power fully integrated digital conversion, sensors and sensing methods2022
Signal conversion circuit utilizing switched capacitors2022