Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device system with stacked packages

Memory device system with stacked packages

US Patent 8288860 · Granted Oct 16, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dicing and wafer thinning to form semiconductor dies2025
Semiconductor device with reduced stress die pick and place2025
Aperture structure on semiconductor component backside to alleviate delamination2022
Semiconductor device with top die positioned to reduce die cracking2021
Method and system for mapping, tracking, and transporting of content data on a w2020
Semiconductor device including dual pad wire bond interconnection2019
Semiconductor device including corner recess2019
Semiconductor device including conductive bump interconnections2019
Semiconductor device including die bond pads at a die edge2018
Method and system for mapping, tracking, and transporting of content data on a w2017
Method and system for loading content data on a webpage2017
Integrated circuit package-in-package system housing a plurality of stacked and 2015