Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Macro layout verification apparatus to detect error when connecting macro terminal in LSI design layout

Macro layout verification apparatus to detect error when connecting macro terminal in LSI design layout

US Patent 8286117 · Granted Oct 9, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Layout design apparatus and layout design method2014
Macro layout verification appartus2013
Macro layout verification appartus2013
Circuit designing method and circuit designing system2013
Timing analysis method and apparatus for enhancing accuracy of timing analysis a2011
Circuit analyzing device, circuit analyzing method, program, and computer readab2010
Activation path simulation equipment and activation path simulation method2002