Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits and methods for processing memory redundancy data

Circuits and methods for processing memory redundancy data

US Patent 8281190 · Granted Oct 2, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Deeply pipelined integrated memory built-in self-test (BIST) system and method2014
Method and apparatus for enabling a user to determine whether a defective locati2009
Method and apparatus for enabling a user to determine whether a defective locati2009
Apparatus for random access memory array self-test2006
Apparatus for random access memory array self-test2006
Apparatus for random access memory array self-repair2005
Apparatus for random access memory array self-repair2005
Method and apparatus for providing pseudo 2-port RAM functionality using a 1-por2005
Apparatus for random access memory array self-repair2004
Apparatus for random access memory array self-repair2004
Integrated circuit with alternately selectable state evaluation provisions2003
Polyline and triangle strip data management techniques for enhancing performance1998