Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Refresh operation during low power mode configuration

Refresh operation during low power mode configuration

US Patent 8278977 · Granted Oct 2, 2012

Estimated economic value: $2,479,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory read circuitry with a flipped voltage follower2023
Non-volatile memory having write detect circuitry2022
Memory with one-time programmable (OTP) cells and reading operations thereof2022
Non-volatle memory with virtual ground voltage provided to unselected column lin2022
Non-volatile memory with virtual ground voltage provided to unselected column li2022
Non-volatile memory with multiplexer transistor regulator circuit2022
Non-volatile memory with a well bias generation circuit2021
Reference generation for voltage sensing in a resistive memory2021
Tamper protection of memory devices on an integrated circuit2021
Non-volatile memory with a select gate regulator circuit2020
Fast write mechanism for emulated electrically erasable (EEE) system2019
High voltage failure recovery for emulated electrically erasable (EEE) memory sy2019