Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for planar implementation of π/8 gate in chiral topological superconductors

Method for planar implementation of π/8 gate in chiral topological superconductors

US Patent 8275428 · Granted Sep 25, 2012

Estimated economic value: $17,180,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fault tolerant Hastings-Haah codes in the presence of dead qubits2025
Reduction of qubit lattice that includes dead data qubits and auxiliary qubits2025
Tracking and mitigation of quasiparticle poisoning errors in Majorana quantum co2025
Identifying minimum-energy resonance region at Majorana island2025
Measurement sequence determination for quantum computing device2024
Use of selective hydrogen etching technique for building topological qubits2024
Individually tunable quantum dots in all-van der waals heterostructures2023
Individually tunable quantum dots in all-van der waals heterostructures2023
Pre-screening and tuning heterojunctions for topological quantum computer2023
Quantum bit prediction2023
Scalable designs for topological quantum computation2023
Scalable designs for topological quantum computation2023