Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for clock optimization to achieve timing signoff in an electronic circuit and electronic design automation tool incorporating the same

System and method for clock optimization to achieve timing signoff in an electronic circuit and electronic design automation tool incorporating the same

US Patent 8271922 · Granted Sep 18, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for employing side transition times from signoff-quality timin2014
System and method for employing signoff-quality timing analysis information conc2014
Implementing and checking electronic circuits with flexible ramptime limits and 2014
Uniform-footprint programmable multi-stage delay cell2013
Uniform-footprint programmable multi-stage delay cell2013
Implementing and checking electronic circuits with flexible ramptime limits and 2012
System and circuit for a virtual power grid2011
Method to reduce skew in clock signal distribution using balanced wire widths2003
Arbitrator with no metastable voltage levels on output2003
System for counting a number of clock cycles such that a count signal is diverte2003
System and method for deskewing synchronous clocks in a very large scale integra2001