Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Formal verification of clock domain crossings

Formal verification of clock domain crossings

US Patent 8271918 · Granted Sep 18, 2012

Estimated economic value: $4,318,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

RFLDMOS device and manufacturing method thereof2025
Method for diagnosing analog circuit fault based on vector-valued regularized ke2022
Method for diagnosing analog circuit fault based on cross wavelet features2022
Intermediate relay maloperation preventing device and method based on improved r2022
Vector-valued regularized kernel function approximation based fault diagnosis me2022
System for testing Nakagami fading channel and verification method thereof2021
Analog circuit fault feature extraction method based on parameter random distrib2021
Querying knowledge graph with natural language input2021
Training utterance generation2021
Nonlinear model transformation solving and optimization method for partial disch2020
Ontology entity type detection from tokenized utterance2020
Electromagnetic interference objective complexity evaluation method based on fas2020