Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Background calibration of offsets in interleaved analog to digital converters

Background calibration of offsets in interleaved analog to digital converters

US Patent 8269657 · Granted Sep 18, 2012

Estimated economic value: $1,799,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photonic integrated circuit (PIC) radio frequency oscillator2024
Transversely tapered frequency selective limiter2023
Biplanar tapered line frequency selective limiter2020
Routing topology for digital signals with resistive combiners for reduced jitter2020
Process for tunnelized cyclostationary to achieve low-energy spectrum sensing2020
Vertically meandered frequency selective limiter2020
Frequency selective limiter2019
Digital to analog converter with remote cascode devices2018
Duty cycle adjustment circuit2018
Multi-modulus divider with power-of-2 boundary condition support2018
Process for tunnelized cyclostationary to achieve low-energy spectrum sensing2017
Single cycle asynchronous domain crossing circuit for bus data2017