Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-density parity check decoding using combined check node and variable node

Low-density parity check decoding using combined check node and variable node

US Patent 8266493 · Granted Sep 11, 2012

Estimated economic value: $22,399,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Complexity ordered statistic decoding using improved bit flipping pattern orderi2025
Variable width barrel shifter2025
Complex baseband rotary resolver2025
Joint stepped overlapping hysteresis gain control2023
Frequency hopping interference detection using decoder codeword metrics2023
Partial update sharing in joint LDPC decoding and ancillary processors2023
Alignment detection by full and partial FEC decoding2023
Transport data structure useful for transporting information via a free space op2023
Real-time calculator for high precision channel simulator effects2020
Enhanced decoding of coded sequences with structured data2020
Parallel-to-parallel conversion and reordering of a block of data elements2019
Parallel-to-parallel conversion and reordering of a block of data elements2019