Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Node processor for use with low density parity check decoder using multiple variable node degree distribution codes

Node processor for use with low density parity check decoder using multiple variable node degree distribution codes

US Patent 8261166 · Granted Sep 4, 2012

Estimated economic value: $21,596,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High performance decoder2024
Low latency decoder2024
Customized parameterization of read parameters after a decoding failure for soli2023
Customized parameterization of read parameters after a decoding failure for soli2022
Method and apparatus for LDPC decoding using indexed messages2022
Customized parameterization of read parameters after a decoding failure for soli2021
Read error recovery for solid-state memory based on cumulative background charge2013
Systems and methods for low wear operation of solid state memory2012
Bit error detector for iterative ECC decoder2010
Parallel maximum a posteriori detectors with forward and reverse viterbi operato2010
Method of switching from parallel to serial MAP detector2010
Parallel maximum a posteriori detectors that generate soft decisions for a sampl2009