Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock auto-phasing for reduced jitter

Clock auto-phasing for reduced jitter

US Patent 8258845 · Granted Sep 4, 2012

Estimated economic value: $10,145,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Media-compensated pass-through and mode-switching2024
Media-compensated pass-through and mode-switching2023
Media-compensated pass-through and mode-switching2022
Media-compensated pass-through and mode-switching2021
Attenuating noise and cross-talk in an audio system by offsetting outputs in pha2014
Attenuating non-linear noise in an amplifier with alternating DC-offset correcti2014
PWM re-clocking scheme to reject accumulated asynchronous jitter2014
Integrated circuit having a discrete capacitor mounted on a semiconductor die2014
Simulation of integrated circuit power grid networks2013
Predicting simultaneous switching output noise of an integrated circuit2013
Multi-edge pulse width modulator with non-stationary residue assignment2012
Method for predicting simultaneous switching output (SSO) noise2011