Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wear leveling non-volatile semiconductor memory based on erase times and program times

Wear leveling non-volatile semiconductor memory based on erase times and program times

US Patent 8254172 · Granted Aug 28, 2012

Estimated economic value: $26,279,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Command portal for executing non-standard storage subsystem commands2015
System and method for managing garbage collection in solid-state memory2015
Command portal for securely communicating and executing non-standard storage sub2014
Command portal for executing non-standard storage subsystem commands2013
Command portal for securely communicating and executing non-standard storage sub2013
Non-volatile semiconductor memory comprising power fail circuitry for flushing w2012
Refreshing non-volatile semiconductor memory by reading without rewriting2012
Non-volatile semiconductor memory compressing data to improve performance2012