Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduction of memory latencies using fine grained parallelism and FIFO data structures

Reduction of memory latencies using fine grained parallelism and FIFO data structures

US Patent 8239866 · Granted Aug 7, 2012

Estimated economic value: $11,434,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computer data compression utilizing multiple symbol alphabets and dynamic bindin2025
Computer data compression utilizing multiple symbol alphabets and dynamic bindin2022
Use of data prefixes to increase compression ratios2020
Processor cache tracing2020
Methods and systems for selectively processing virtual local area network (VLAN)2017
Fine-grained bandwidth provisioning in a memory controller2017
System and method for classifying pixels2016
Decision tree computation in hardware utilizing a physically distinct integrated2016
Methods and systems for selectively processing virtual local area network (VLAN)2014
Media device power conservation2011
Methods and systems for selectively processing virtual local area network (VLAN)2010
Connection pacer and method for performing connection pacing in a network of ser2010