Home › Method and system for synthesizing relative timing constraints on an integrated circuit design to facilitate timing verification

Method and system for synthesizing relative timing constraints on an integrated circuit design to facilitate timing verification

US Patent 8239796 · Granted Aug 7, 2012

Assignee