Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device having delay lock loop with wide frequency range and delay cell current reduction scheme

Semiconductor memory device having delay lock loop with wide frequency range and delay cell current reduction scheme

US Patent 8237476 · Granted Aug 7, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Porous microparticles of biodegradable polymer, and polymer filler comprising sa2022
Display of multiple local instances2021
Composition for anti-adhesion, surgical mesh composite with anti-adhesion proper2018
Process for preparing hernia mesh from monofilament2018
Self bias buffer circuit and memory device including the same2016
Compensation circuit for use with input buffer and method of operating the same2016
Semiconductor memory device for controlling operation of delay-locked loop circu2014
Duty correcting circuit, delay-locked loop circuit and method of correcting duty2013
Calibration circuit2012
Delay locked loop circuit and semiconductor device having the delay locked loop 2012
Delay-locked loop for correcting duty ratio of input clock signal and output clo2012
Delay-locked loop for correcting duty ratio of input clock signal and output clo2012