Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Run length encoding in VLIW architecture

Run length encoding in VLIW architecture

US Patent 8233545 · Granted Jul 31, 2012

Estimated economic value: $16,940,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic frame padding in a video hardware engine2022
Dynamic frame padding in a video hardware engine2020
Low power ultra-HD video hardware engine2018
Method and apparatus for decoding a progressive JPEG image2017
Method and apparatus for decoding a progressive JPEG image2017
Method for low memory footprint compressed video decoding2015
Error recovery operations for a hardware accelerator2014
Efficient implementation of H.264 4 by 4 intra prediction on a VLIW processor2012
FIR-based interpolation in advanced video codecs on VLIW processor2010
FIR-based interpolation in advanced video codecs on VLIW processor2010
Variable length coding algorithm for multiple coding modes2008