Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor core and multiplier that support a multiply and difference operation by inverting sign bits in booth recoding

Processor core and multiplier that support a multiply and difference operation by inverting sign bits in booth recoding

US Patent 8229991 · Granted Jul 24, 2012

Estimated economic value: $2,463,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods of memory bit flip identification for debugging and power ma2017
Processor core and multiplier that support both vector and single value multipli2012
Microprocessor instruction using address index values to enable access of a virt2011
Signal, interference and noise power measurement2010
System to facilitate payments for a customer through a foreign bank, software, b2010
Method and apparatus for variable frame size radiolink protocol based on channel2005
Branch prediction unit which approximates a larger number of branch predictions 1999
Pseudo-round-robin arbitration for a shared resource system providing fairness a1996