Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of implementing physically realizable and power-efficient clock gating in microprocessor circuits

Method of implementing physically realizable and power-efficient clock gating in microprocessor circuits

US Patent 8225245 · Granted Jul 17, 2012

Estimated economic value: $31,820,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Custom circuit power analysis2019
Custom circuit power analysis2019
Custom circuit power analysis2019
Method for design partitioning at the behavioral circuit design level2014
Automatic clock-gating propagation technique2013
Automatic clock-gating propagation technique2013
Technique using power macromodeling for register transfer level power estimation2013
Technique for fast power estimation using probabilistic analysis of combinationa2013
Automatic clock-gating insertion and propagation technique2012
Automatic clock-gating insertion and propagation technique2012
Leakage power optimization considering gate input activity and timing slack2010