Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for memory interface configuration

Apparatus for memory interface configuration

US Patent 8223584 · Granted Jul 17, 2012

Estimated economic value: $17,885,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power-aware memory controller circuitry2016
Postamble timing for DDR memories2011
Read-leveling implementations for DDR3 applications on an FPGA2011
PVT compensated auto-calibration scheme for DDR32011
I/O block for high performance memory interfaces2011
Distribution and synchronization of a divided clock signal2011
Postamble timing for DDR memories2011
DQS re sync calibration2010
Read data path2010
Distribution and synchronization of a divided clock signal2010
Read-leveling implementations for DDR3 applications on an FPGA2009
Dynamic control of memory interface timing2009