Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to achieve maximum outer level parallelism of a loop

Method and apparatus to achieve maximum outer level parallelism of a loop

US Patent 8214818 · Granted Jul 3, 2012

Estimated economic value: $15,024,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for updating autonomous driving system, autonomous driving systems, and 2023
Methods for updating autonomous driving system, autonomous driving systems, and 2022
Systems and methods for reducing register bank conflicts based on a software hin2021
Mobile phone holder with automatic clamping function2021
Register bank conflict reduction for multi-threaded processor2020
Software scoreboard information and synchronization2020
Direct memory access (DMA) based synchronized access to remote device2019
Software scoreboard information and synchronization2019
Memcached systems having local caches2018
Device, method, and system for securely pairing mobile communication devices usi2017
Direct memory (DMA) based access to a device on a remote machine using stub driv2016
Open angle detection and processing apparatus and method2016