Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two-stage block synchronization and scrambling

Two-stage block synchronization and scrambling

US Patent 8213611 · Granted Jul 3, 2012

Estimated economic value: $4,386,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analog-to-digital conversion apparatus with analog-to-digital converter and mixe2024
Integrated timing skew calibration with digital down conversion for time-interle2023
Robust line coding scheme for communication under severe external noises2021
Robust line coding scheme for communication under severe external noises2020
Robust line coding scheme for communication under severe external noises2019
Low density parity check (LDPC) codes for communication devices and systems2019
High speed transceiver2018
WLAN transmitter having high data throughput2017
Robust line coding scheme for communication under severe external noises2017
Method and system for utilizing a 10/100/1G/10G base-T PHY device for single cha2017
Non-binary low density parity check (NB-LDPC) codes for communication systems2017
Video coding infrastructure using adaptive prediction complexity reduction2017