Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methodology for storing and updating on-chip revision level

Methodology for storing and updating on-chip revision level

US Patent 8209654 · Granted Jun 26, 2012

Estimated economic value: $2,388,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Image sampling circuit with a blank reference combined with the video input2005
Multi-service processor clocking system2004
Low power wide bandwidth programmable gain CDS amplifier/instrumentation amplifi2003
Rising and falling edge aperture delay control circuit in analog front end of im2002