Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for quantization noise reduction in fractional-N PLLs

Method and apparatus for quantization noise reduction in fractional-N PLLs

US Patent 8207766 · Granted Jun 26, 2012

Estimated economic value: $6,030,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for calibration of a system with time-multiplexed sensors2018
Time-domain multiplexed signal processing block and method for use with multiple2017
Digital hold in a phase-locked loop2013
Method and apparatus for charge pump linearization in fractional-N PLLs2012
Capacitively coupled references for isolated analog-to-digital converter systems2002
Definition of physical level of a logic output by a logic input2002
Synchronously pumped substrate analog-to-digital converter (ADC) system and meth1999