Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming pluralities of vertical transistors, and methods of forming memory arrays

Methods of forming pluralities of vertical transistors, and methods of forming memory arrays

US Patent 8207032 · Granted Jun 26, 2012

Estimated economic value: $3,081,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Charge storage apparatus and methods2025
Stack of horizontally extending and vertically overlapping features, methods of 2025
Methods of utilizing etch-stop material during fabrication of capacitors, integr2025
String driver assemblies including two-dimensional materials, and related memory2025
Integrated assemblies having transistor body regions coupled to carrier-sink-str2025
Three dimensional memory and methods of forming the same2025
Driver placement in memories having stacked memory arrays2025
Integrated assemblies having voids along regions of gates, and methods of formin2024
Array of capacitors, array of memory cells, methods of forming an array of capac2024
Transistor structures having conductive structures along pillars of semiconducto2024
Methods of forming integrated assemblies having conductive material along sidewa2024
Integrated structures comprising vertical channel material and having conductive2024