Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to avoid malconnections with respect to voltage levels of electronic components of circuit boards during circuit board design

Method to avoid malconnections with respect to voltage levels of electronic components of circuit boards during circuit board design

US Patent 8201134 · Granted Jun 12, 2012

Estimated economic value: $5,600,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power saving by disabling cyclic bitline precharge2007
Midcycle latch for power saving and switching reduction2007
Low noise IDC terminal/pin arrangement for flat ribbon cable connectors2004
Method for bundle stacking1987
Method and apparatus for handling a stack of sheets1985