Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Policy based allocation of register file cache to threads in multi-threaded processor

Policy based allocation of register file cache to threads in multi-threaded processor

US Patent 8200949 · Granted Jun 12, 2012

Estimated economic value: $6,265,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sequential pattern mining with the micron automata processor2025
Image enhancement using one or more neural networks2025
Memory devices including processing-in-memory architecture configured to provide2025
Dynamic random access memory-based content-addressable memory (DRAM-CAM) archite2025
Reconfigurable crypto-processor2024
Image enhancement using one or more neural networks2023
Scalable in situ DRAM-based accelerators and methods of operating the same2023
System for placement optimization of chip design for transient noise control and2022
Methods, circuits, systems, and articles of manufacture for searching a referenc2022
Methods, circuits, and articles of manufacture for frequent sub-tree mining usin2022
Reconfigurable crypto-processor2021
Memory devices providing in situ computing using sequential transfer of row buff2021