Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing power consumption in a digital circuit by controlling the clock

Method and apparatus for reducing power consumption in a digital circuit by controlling the clock

US Patent 8193831 · Granted Jun 5, 2012

Estimated economic value: $3,008,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Symbol multiplexing physical medium attachment (PMA)2025
On-demand and secure hardware license-based SKU creation for ASICs2025
Systems and methods of inserting idles within packets to reduce latency2025
Priority-based flow control messaging for port extender2024
Statistical packet and byte counters2024
Network traffic load balancing2023
Effective seeding of CRC functions for flows' path polarization prevention in ne2023
Effective seeding of CRC functions for flows' path polarization prevention in ne2022
Priority-based flow control messaging for port extender2022
Network traffic load balancing2022
Flow rate based network load balancing2021
Methods and apparatus for memory resource management in a network device2020