Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Various methods and apparatus for a memory scheduler with an arbiter

Various methods and apparatus for a memory scheduler with an arbiter

US Patent 8190804 · Granted May 29, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cluster views for compute scale and cache preservation2025
Failure tolerant and explainable state machine driven hypergraph execution2025
System-level techniques for error correction in chip-to-chip interfaces2025
Interconnect circuitry for multi-channel and multi-requester memory systems2025
Dynamic workload management optimizations using real-time execution feedback2025
Methods to extend NoC interconnect across multiple dice in 3D2025
Integrated circuit transaction redundancy2025
Localized and relocatable software placement and NoC-based access to memory cont2025
Network-on-chip architecture for handling different data sizes2025
NoC routing in a multi-chip device2025
NoC buffer management for virtual channels2024
IC with adaptive chip-to-chip interface to support different chip-to-chip2024