Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-term input floating-point adder-subtractor

Three-term input floating-point adder-subtractor

US Patent 8185570 · Granted May 22, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storage accessory for mobile electronic device2022
Memory module having different types of memory mounted together thereon, and inf2018
Computer and memory management method2016
System and methods for wirelessly transmitting data from a utility meter2007
Systems and methods for wirelessly transmitting data from a utility meter2005
Interactive voice response service node with advanced resource management2002
Parallel processor2002
Telecommunications architecture for call center services using advanced interact2002
Computer system including a plurality of nodes for transferring through a data t2000
Method and apparatus in a computer system having plural computers which cause th2000
Crossbar switch system for always transferring normal messages and selectively t2000
Transferring messages in a parallel processing system using reception buffers ad1999