Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuitry and method for reducing second and third-order nonlinearities

Circuitry and method for reducing second and third-order nonlinearities

US Patent 8183918 · Granted May 22, 2012

Estimated economic value: $773,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Monolithically integrated circuit2015
Low phase noise buffer for crystal oscillator2013
Monolithically integrated circuit2012
True root-mean-square detection with a sub-threshold transistor bridge circuit2011
Passive mixer power detector method and apparatus2010
Apparatus and method for exploiting reverse short channel effects in transistor 2010
LDMOS transistor device, integrated circuit, and fabrication method thereof2009
Monolithically integrated circuit2009
Bipolar transistor2008
LDMOS transistor device employing spacer structure gates2008
LDMOS transistor device, integrated circuit, and fabrication method thereof2008
Monolithically integrated power amplifier device2008