Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and architectures for layered decoding of LDPC codes with minimum latency

Methods and architectures for layered decoding of LDPC codes with minimum latency

US Patent 8181083 · Granted May 15, 2012

Estimated economic value: $3,866,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Lookup table activation functions for neural networks2025
Annotation override determination for a neural network2024
Compiling models for dedicated hardware2024
Compiling models for dedicated hardware2024
Systems and methods of memory allocation for neural networks2024
Machine learning model with conditional execution of multiple processing tasks2023
Dynamic task allocation for neural networks2022
Compiling models for dedicated hardware2022
Enhanced image processing techniques for deep neural networks2022
Device text to speech2022
Compiling code for a machine learning model for execution on a specialized proce2021
System and method to share GPU resources2021