Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for latency based thread scheduling

Method and apparatus for latency based thread scheduling

US Patent 8180943 · Granted May 15, 2012

Estimated economic value: $15,513,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Unified driver architecture device identifier strategy2013
System and method of detecting rotated displays2011
System and method of detecting rotated displays2009
Texture cache for a computer graphics accelerator2006
Apparatus and method for rendering characters into a memory2006
Method and apparatus for providing a vertex cache2006
Semaphore enhancement to improve system performance2004
Apparatus for accelerating the rendering of images2004
Graphics pipeline selectively providing multiple pixels or multiple textures2003
Method, apparatus and article of manufacture for mapping physical memory in a vi2002
Apparatus and method for rendering characters into a memory2002
Graphics pipeline including combiner stages2001