Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DMA address translation scheme and cache with modified scatter gather element including SG list and descriptor tables

DMA address translation scheme and cache with modified scatter gather element including SG list and descriptor tables

US Patent 8176252 · Granted May 8, 2012

Estimated economic value: $10,843,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Roller module2025
Method and apparatus for SAS open address frame processing in SAS expanders2018
Management of linked lists within a dynamic queue system2016
Method and apparatus for distributed topology function in serial attached small 2014
System and method for scatter gather cache processing2013
Logical address direct memory access with multiple concurrent physical ports and2012
Apparatus for interconnecting hosts with storage devices2012
Method and apparatus for broadcast primitive filtering in SAS2012
Connection management in serial attached SCSI (SAS) expanders2012
Serial attached SCSI broadcast primitive processor filtering for loop architectu2012
Super wide bandwidth coupling antenna2011
Method and apparatus for finding subset maxima and minima in SAS expanders and r2011