Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for optimizing DRAM refreshes in a multi-channel memory controller

System and method for optimizing DRAM refreshes in a multi-channel memory controller

US Patent 8176241 · Granted May 8, 2012

Estimated economic value: $5,836,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Spatial light modulator with embedded pattern generation2020
Circuit and method for adaptive, lossless compression of successive digital data2012
Time-division multiplex arbitration with fractional allocation2010
SLM display data address mapping for four bank frame buffer2004
Programmable burst FIFO2002
Controllably switched phase locked loop circuits, systems, and methods1998
Enabled clock circuit1989