Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor-bus-connected flash storage nodes with caching to support concurrent DMA accesses from multiple processors

Processor-bus-connected flash storage nodes with caching to support concurrent DMA accesses from multiple processors

US Patent 8176220 · Granted May 8, 2012

Estimated economic value: $25,674,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data deduplication at the network interfaces2018
Data deduplication at the network interfaces2018
System and method for performing message driven prefetching at the network inter2017
System and method for performing message driven prefetching at the network inter2017
Method and system for dynamic cache partitioning using address remapping2016
Method and system for dynamic cache partitioning using address remapping2016
Accessing an off-chip cache via silicon photonic waveguides2016
Accessing an off-chip cache via silicon photonic waveguides2016
Accessing an off-chip cache via silicon photonic waveguides2016
Using broadcast-based TLB sharing to reduce address-translation latency in a sha2016
Using broadcast-based TLB sharing to reduce address-translation latency in a sha2016
Using broadcast-based TLB sharing to reduce address-translation latency in a sha2016