Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configurable allocation of thread queue resources in an FPGA

Configurable allocation of thread queue resources in an FPGA

US Patent 8166237 · Granted Apr 24, 2012

Estimated economic value: $9,037,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sliced router for network on a chip2025
Integrated circuit with peek and poke protection circuitry for multi-tenant usag2025
Debug trace microsectors2025
Network-on-chip (NOC) with flexible data width2025
Processing of ethernet packets at a programmable integrated circuit2024
Micro-network-on-chip and microsector infrastructure2024
Modular periphery tile for integrated circuit device2024
Stacked programmable integrated circuitry with smart memory2024
Relocatable FPGA modules2024
Embedded network on chip accessible to programmable logic fabric of programmable2024
Logic fabric based on microsector infrastructure2024
Logic fabric based on microsector infrastructure with data register having scan 2024