Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Buffering architecture for packet injection and extraction in on-chip networks

Buffering architecture for packet injection and extraction in on-chip networks

US Patent 8165120 · Granted Apr 24, 2012

Estimated economic value: $4,668,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for supporting the use of interleaved memory regions2020
Method and apparatus for supporting the use of interleaved memory regions2020
Method and apparatus for use with different memory maps2019
Method and apparatus for use with different memory maps2019
Method and apparatus for supporting reprogramming or reconfiguring2017
Method of data transmission in a system on chip2016
Zero-cycle router for networks on-chip2016
Switches and a network of switches2014
Method for transferring data from a source target to a destination target, and c2013
Method for transferring data from a source target to a destination target, and c2013
Method for transferring data from a source target to a destination target, and c2013
Method for transferring data from a source target to a destination target, and c2013