Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory controller with write data cache and read data cache

Memory controller with write data cache and read data cache

US Patent 8145844 · Granted Mar 27, 2012

Estimated economic value: $7,434,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data processing2021
Selecting between contending data packets to limit latency differences between s2016
Receiver based communication permission token allocation2015
Low latency bypass buffer2014
Use of statistical representations of traffic flow in a data processing system2013
Operating parameter control for integrated circuit signal paths2012
Data processing apparatus and method for measuring a value of a predetermined pr2012
Bus interconnect device and a data processing apparatus including such a bus int2012
Controlling power consumption in a data processing apparatus2012
Distributed direct memory access provision within a data processing system2010
Data processing apparatus and method for arbitrating access to a shared resource2010
Interconnect logic for a data processing apparatus2009