Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Erase degradation reduction in non-volatile memory

Erase degradation reduction in non-volatile memory

US Patent 8139421 · Granted Mar 20, 2012

Estimated economic value: $6,038,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated assemblies, and methods of forming integrated assemblies2024
Integrated assemblies, and methods of forming integrated assemblies2021
Multi-level memory arrays with memory cells that employ bipolar storage elements2015
3D stacked non-volatile storage programming to conductive state2015
Use of etch process post wordline definition to improve data retention in a flas2015
Memory cells having storage elements that share material layers with steering el2015
Memory cells having storage elements that share material layers with steering el2015
Method and devices for memory cell erasure with a programming monitor of referen2015
Multi-level memory arrays with memory cells that employ bipolar storage elements2014
Carbon/tunneling-barrier/carbon diode2014
Punch-through diode steering element2013
Punch-through diode2013