Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing-optimal placement, pin assignment, and routing for integrated circuits

Timing-optimal placement, pin assignment, and routing for integrated circuits

US Patent 8136077 · Granted Mar 13, 2012

Estimated economic value: $5,427,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automated bottom-up and top-down partitioned design synthesis2019
Optimizing designs of integrated circuits2019
Architectural physical synthesis2019
Approximate functional matching in electronic systems2016
Methods and apparatuses for circuit design and optimization2016
Optimizing designs of integrated circuits2015
Statistical formal activity analysis with consideration of temporal and spatial 2015
Automated circuit design2015
Circuit partitioning and trace assignment in circuit design2015
Automated circuit design2015
Architectural physical synthesis2015
Integrated circuit devices and methods and apparatuses for designing integrated 2014