Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for testing noise immunity of an integrated circuit and a device having noise immunity testing capabilities

Method for testing noise immunity of an integrated circuit and a device having noise immunity testing capabilities

US Patent 8134384 · Granted Mar 13, 2012

Estimated economic value: $4,898,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Secured memory2023
Information redistribution to reduce side channel leakage2022
Detecting unreliable bits in transistor circuitry2021
Dynamic memory physical unclonable function2020
Method and apparatus for at-speed scan shift frequency test optimization2020
Physical unclonable functions related to inverter trip points2020
Near field communications (NFC)-based offload of NFC operation2019
Method and apparatus for validating a test pattern2018
Apparatus, system and method of detecting an activity of a wireless communicatio2018
Method and apparatus for calculating delay timing values for an integrated circu2018
Electronic device and method for operating a power switch2018
Scan test system with a test interface having a clock control unit for stretchin2018