Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automated isolation of logic and macro blocks in chip design testing

Automated isolation of logic and macro blocks in chip design testing

US Patent 8132133 · Granted Mar 6, 2012

Estimated economic value: $5,131,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for testing semiconductor devices2024
Techniques for isolating interfaces while testing semiconductor devices2024
Efficient cache management in a tiled architecture2016
Reducing power consumption during manufacturing test of an integrated circuit2015
Structure for window comparator circuit for clock data recovery from bipolar RZ 2013
Structure for window comparator circuit for clock data recovery from bipolar RZ 2013