Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for processing low density parity check codes using a deterministic caching apparatus

System and method for processing low density parity check codes using a deterministic caching apparatus

US Patent 8130228 · Granted Mar 6, 2012

Estimated economic value: $5,131,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Illumination unit2019
Two dimensional memory caching apparatus for high definition video2013
Method of filtering pixels in a video encoding process2011
Method of filtering pixels in a video encoding process2008
Digital video decoder and deinterlacer, format/frame rate converter with common 1998
Sequential pipelined processing for the compression and decompression of image d1995
Memory structure to minimize rounding/trunction errors for n-dimensional image t1995
Integrated single frame buffer memory for storing graphics and video data1995
Process-pipeline architecture for image/video processing1994
Multi-media window manager1994