Home › System and method for dynamically switching between low and high frequency reference clock to PLL and minimizing PLL output frequency changes

System and method for dynamically switching between low and high frequency reference clock to PLL and minimizing PLL output frequency changes

US Patent 8125253 · Granted Feb 28, 2012

Estimated economic value: $5,868,000 ⓘ

Assignee